Verilog elementary course (7) Verilog module instantiation and handling of suspended ports

Li Rui Bowen 2020-11-13 10:28:35
verilog elementary course verilog module



Write it at the front

This series of related blogs :

Verilog Junior course (6)Verilog Module and port

Verilog Junior course (5)Verilog Multidimensional arrays and memory in

Verilog Junior course (4)Verilog Scalars and vectors in

Verilog Junior course (3)Verilog data type

Verilog Junior course (2)Verilog HDL The Elementary Grammar of

Verilog Junior course (1) know Verilog HDL

Abstract layer of chip design and its design style

Verilog as well as VHDL The code principles advocated by

FPGA/ASIC Beginners should learn Verilog still VHDL?


Text

Verilog There are two ways of instantiation , One is to instantiate according to the order of port definition , One is to instantiate by port name .
The following will bring the narration and comparison of these contents , And how to deal with empty ports .

Serial port connections

Sequential port connections are the first way to instantiate , Not recommended , But you have to know , Because there's still some code that uses this instantiation .

as follows , If I design a module :

module mydesign ( input x, y, z, // x is at position 1, y at 2, x at 3 and
output o); // o is at position 4
endmodule

So, if you instantiate by port order , As shown below :


module tb_top;
wire [1:0] a;
wire b, c;
mydesign d0 (a[0], b, a[1], c); // a[0] is at position 1 so it is automatically connected to x
// b is at position 2 so it is automatically connected to y
// a[1] is at position 3 so it is connected to z
// c is at position 4, and hence connection is with o
endmodule

Port connections by name

Or follow the example above , I ordered a module :

module mydesign ( input x, y, z, // x is at position 1, y at 2, x at 3 and
output o); // o is at position 4
endmodule

If you instantiate by port name , as follows :


module tb_top;
wire [1:0] a;
wire b, c;
mydesign d0(
.x(a[0]),
.y(b),
.z(a[1]),
.o(c)
);
endmodule

We recommend instantiation by name , Because it doesn't take order , Not easy to make mistakes .
Software or plug-ins that automatically generate instantiated templates , Almost all of them generate this kind of instantiation template . If you generate templates that are instantiated sequentially , It's doomed to be yellow .

These are not the focus , The point is the next topic , We often look at the ports that are not connected when we do actual projects , How do we think ? Or how to deal with it ?

Unconnected / Dangling port processing

Ports not connected to the instantiation module are treated as high impedance states . as follows :

Take the module designed above as an example :

module mydesign ( input x, y, z, // x is at position 1, y at 2, x at 3 and
output o); // o is at position 4
endmodule

We use this module as an example :

module design_top(
input [1:0] a,
output c
);
mydesign d0 ( // x is an input and not connected, hence a[0] will be Z
.y (a[1]),
.z (a[1]),
.o ()); // o has valid value in mydesign but since
// it is not connected to "c" in design_top, c will be Z
endmodule

You can see the port x, I didn't even write , therefore , Think of it as an unconnected dangling port , It's a high resistance state ;
port o, Although I wrote it , But it is not connected to any port in the top module , So the top port c It's also a high resistance state .

Here is an example of a shift register , Look at some ports that are not connected , What does the generated hardware schematic look like .
Let's start with a trigger :

// Module called "dff" has 3 inputs and 1 output port
module dff ( input d,
input clk,
input rstn,
output reg q);
// Contents of the module 
always @ (posedge clk) begin
if (!rstn)
q <= 0;
else
q <= d;
end
endmodule

Shift registers are formed by instantiating triggers , Shift register if the ports are connected :


module shift_reg ( input d,
input clk,
input rstn,
output q);
wire [2:0] q_net;
dff u0 (.d(d), .clk(clk), .rstn(rstn), .q(q_net[0]));
dff u1 (.d(q_net[0]), .clk(clk), .rstn(rstn), .q(q_net[1]));
dff u2 (.d(q_net[1]), .clk(clk), .rstn(rstn), .q(q_net[2]));
dff u3 (.d(q_net[2]), .clk(clk), .rstn(rstn), .q(q));
endmodule

RTL Schematic diagram :

 shift register
If some ports are not connected :

module shift_reg ( input d,
input clk,
input rstn,
output q);
wire [2:0] q_net;
dff u0 (.d(d), .clk(clk), .rstn(rstn), .q(q_net[0]));
dff u1 (.d(q_net[0]), .clk(clk), .rstn(rstn), .q()); // Output q is left floating
dff u2 (.d(q_net[1]), .clk(clk), .rstn(rstn), .q()); // Output q is left floating
dff u3 (.d(q_net[2]), .clk(clk), .rstn(rstn), .q(q));
endmodule

RTL The schematic diagram is :

 Some ports are hanging
In the simulation , Because the port is hanging , therefore , The output is also in a high impedance state z.

 Simulation diagram

Description of the module port

All port declarations are implicitly declared as wire, So in this case, the port direction is enough . However, the output port that needs to store the value should be declared as reg data type , And it can be used in program blocks , such as always and initial only.

Enter or inout Port of type cannot be declared as reg, Because they are continuously driven from the outside , Values should not be stored , It's about reflecting changes in external signals as soon as possible . It's perfectly legal to connect two ports of different vector sizes , But take the port with smaller vector size , The remaining bits of the other wide port will be ignored .


Reference material


Make a friend

版权声明
本文为[Li Rui Bowen]所创,转载请带上原文链接,感谢

  1. [front end -- JavaScript] knowledge point (IV) -- memory leakage in the project (I)
  2. This mechanism in JS
  3. Vue 3.0 source code learning 1 --- rendering process of components
  4. Learning the realization of canvas and simple drawing
  5. gin里获取http请求过来的参数
  6. vue3的新特性
  7. Get the parameters from HTTP request in gin
  8. New features of vue3
  9. vue-cli 引入腾讯地图(最新 api,rocketmq原理面试
  10. Vue 学习笔记(3,免费Java高级工程师学习资源
  11. Vue 学习笔记(2,Java编程视频教程
  12. Vue cli introduces Tencent maps (the latest API, rocketmq)
  13. Vue learning notes (3, free Java senior engineer learning resources)
  14. Vue learning notes (2, Java programming video tutorial)
  15. 【Vue】—props属性
  16. 【Vue】—创建组件
  17. [Vue] - props attribute
  18. [Vue] - create component
  19. 浅谈vue响应式原理及发布订阅模式和观察者模式
  20. On Vue responsive principle, publish subscribe mode and observer mode
  21. 浅谈vue响应式原理及发布订阅模式和观察者模式
  22. On Vue responsive principle, publish subscribe mode and observer mode
  23. Xiaobai can understand it. It only takes 4 steps to solve the problem of Vue keep alive cache component
  24. Publish, subscribe and observer of design patterns
  25. Summary of common content added in ES6 + (II)
  26. No.8 Vue element admin learning (III) vuex learning and login method analysis
  27. Write a mini webpack project construction tool
  28. Shopping cart (front-end static page preparation)
  29. Introduction to the fluent platform
  30. Webpack5 cache
  31. The difference between drop-down box select option and datalist
  32. CSS review (III)
  33. Node.js学习笔记【七】
  34. Node.js learning notes [VII]
  35. Vue Router根据后台数据加载不同的组件(思考-&gt;实现-&gt;不止于实现)
  36. Vue router loads different components according to background data (thinking - & gt; Implementation - & gt; (more than implementation)
  37. 【JQuery框架,Java编程教程视频下载
  38. [jQuery framework, Java programming tutorial video download
  39. Vue Router根据后台数据加载不同的组件(思考-&gt;实现-&gt;不止于实现)
  40. Vue router loads different components according to background data (thinking - & gt; Implementation - & gt; (more than implementation)
  41. 【Vue,阿里P8大佬亲自教你
  42. 【Vue基础知识总结 5,字节跳动算法工程师面试经验
  43. [Vue, Ali P8 teaches you personally
  44. [Vue basic knowledge summary 5. Interview experience of byte beating Algorithm Engineer
  45. 【问题记录】- 谷歌浏览器 Html生成PDF
  46. [problem record] - PDF generated by Google browser HTML
  47. 【问题记录】- 谷歌浏览器 Html生成PDF
  48. [problem record] - PDF generated by Google browser HTML
  49. 【JavaScript】查漏补缺 —数组中reduce()方法
  50. [JavaScript] leak checking and defect filling - reduce() method in array
  51. 【重识 HTML (3),350道Java面试真题分享
  52. 【重识 HTML (2),Java并发编程必会的多线程你竟然还不会
  53. 【重识 HTML (1),二本Java小菜鸟4面字节跳动被秒成渣渣
  54. [re recognize HTML (3) and share 350 real Java interview questions
  55. [re recognize HTML (2). Multithreading is a must for Java Concurrent Programming. How dare you not
  56. [re recognize HTML (1), two Java rookies' 4-sided bytes beat and become slag in seconds
  57. 【重识 HTML ,nginx面试题阿里
  58. 【重识 HTML (4),ELK原来这么简单
  59. [re recognize HTML, nginx interview questions]
  60. [re recognize HTML (4). Elk is so simple